The stress induced leakage current in thin silicon dioxide films is modeled with a two-step elastic tunneling process A-4-5
L fntroduction
The stress induced leakage current in thin silicon dioxide films is a major limiting factor for scaling down the tunnel oxide of EEPROMs [1.|. Sev- eral models have so far been proposed to explain the mechanism of the leakage current, which include electric field enhancement due to trapped positive charge [2] , local bar-rier height lowering [3] , and trap-assist6d tunneling [4] . In recent reports, a close relation is pointed out between the stress induced leakage current and the traps generated during high-field stressing [4, 5] . In the present work, the autf,ors examined quantitatively how a trap-assisted tunneling model can explain the properties of the stress inducbd leakage current.
Experimental Results
The dependences of the stress induced leakage current on the gate oxide thickness and gate voltage polarity were measured on metal-oxide-semicond'uc1or (MOS) capacitors and transistors with a gate area of 0.01 -0.15 mm2. The gate oxides were prepared in dry Oz at 800oC to thicknesses of.5.2 -7.5 nm for the capacitors and 4.0, 6.5 nm for the transistors.
The stress induced leakage current measured for the capacitors with different oxide thicknesses is shown in Fig. 1 (1) Jz : qN"*f lrz, (2) respectivelg yhere g is the electronic charge, No* is the densjty of the traps at o : ffehsr / is the occupation probability of the trap.s, and rtt 12 are tunneling time constants (See Fig. 3 ). The location of the inl termediate traps, oelasr is expressed as relas : (Eo -Err^r) lEo. (3) where Eu is the barrier height at the Si/SiO2 interface and B" is the effective anode barrier heieht defined aj E^u : Eb -E_onto* _fqr q low field (E".t.. < E6) and E"_ 0 for a high field (E *r"* > E;).
The stress induced leakage current is expressed as J: L-Jz:QNo*l(h+r2), since it is a steady-state tunneling current through the intermediate traps.
For a given trap distribution, the stress induced l=pl.ug" current is maximal for minimum (r, + ,r). This condition is given by ", -12. Equaiionr (4) and (5) Figure 4 : Model for polarity dependence of stress induced leakage current. The traps at r.1* and to*-r"6" generate the leakage current in forward and reverse bias, respectively. The reverse current is larger than the forward current when the trap centroid is shifted towards the anode.
shift of the trap centroid, causing a larger trap densit5r at x : fo* -o"6 than at a: r"6 (Fig. 4) .
From Eqs. (7) and (8), the ratio betwben the reverse leakage current Jn"" and the forward leakage current .,I1o" is expressed as J,.n I Jro, -exp {atl.1t". -2*a*) I Dt) . (g) The measured leakage currents at Eo* : 6 MV/cm in Fig. 2 give AID' -0.01. Using this relation, the half width of the trap distribution is found to be D -0.7nm (Fig. 1) 
